hw/pci-host/astro: Implement LMMIO registers
Add code to adjust the memory mapping windows according to the LMMIO registers in Astro. This allows SeaBIOS-hppa to configure Astro depending on existing PCI cards, and especially makes it possible to enable a VGA PCI card. Signed-off-by: Helge Deller <deller@gmx.de>
Helge Deller committed
Mar 29, 2026 at 00:26 UTC
4f5367f0a2a027d91f9ffa5207a1b4f4e1da964f
2 files changed
+81
-11
hw/pci-host/astro.c
+75
-9
@@ -530,6 +530,78 @@ static ElroyState *elroy_init(int num)
530
* Astro Runway chip.
531
*/
532
533
+static void adjust_LMMIO_mapping(AstroState *s)
534
+{
535
+ MemoryRegion *lmmio;
536
+ uint64_t map_addr, map_size, align_mask;
537
+ uint32_t map_route, map_enabled, i;
538
+
539
+ lmmio = &s->lmmio;
540
+
541
+ /* read LMMIO distributed route and calculate size */
542
+ map_route = s->ioc_ranges[(0x370 - 0x300) / 8] >> 58;
543
+ map_route = MIN(MAX(map_route, 20), 23);
544
+
545
+ /* calculate size of each mapping, sum of all is 8-64 MB */
546
+ map_size = 1ULL << map_route;
547
+ align_mask = ~(map_size - 1);
548
+
549
+ /* read LMMIO_DIST_BASE for mapping address */
550
+ map_addr = s->ioc_ranges[(0x360 - 0x300) / 8];
551
+ map_enabled = map_addr & 1;
552
+ map_addr &= MAKE_64BIT_MASK(24, 5);
553
+ map_addr |= MAKE_64BIT_MASK(29, 36);
554
+ map_addr &= align_mask;
555
+ s->ioc_ranges[(0x360 - 0x300) / 8] = map_addr | map_enabled;
556
+
557
+ /* make sure the lmmio region is initially turned off */
558
+ if (lmmio->enabled) {
559
+ memory_region_set_enabled(lmmio, false);
560
+ }
561
+
562
+ /* exit if range is not enabled */
563
+ if (!map_enabled) {
564
+ return;
565
+ }
566
+
567
+ if (!lmmio->name) {
568
+ memory_region_init_io(lmmio, OBJECT(s), &unassigned_io_ops, s,
569
+ "LMMIO", ROPES_PER_IOC * map_size);
570
+ memory_region_add_subregion_overlap(get_system_memory(),
571
+ map_addr, lmmio, 1);
572
+ }
573
+
574
+ memory_region_set_address(lmmio, map_addr);
575
+ memory_region_set_size(lmmio, ROPES_PER_IOC * map_size);
576
+ memory_region_set_enabled(lmmio, true);
577
+
578
+ for (i = 0; i < ELROY_NUM; i++) {
579
+ MemoryRegion *alias;
580
+ ElroyState *elroy;
581
+ int rope;
582
+
583
+ elroy = s->elroy[i];
584
+ alias = &elroy->lmmio_alias;
585
+ rope = elroy_rope_nr[i];
586
+ if (alias->enabled) {
587
+ memory_region_set_enabled(alias, false);
588
+ }
589
+
590
+ if (!alias->name) {
591
+ memory_region_init_alias(alias, OBJECT(elroy),
592
+ "lmmio-alias", &elroy->pci_mmio, 0, map_size);
593
+ memory_region_add_subregion_overlap(lmmio, rope * map_size,
594
+ alias, 2);
595
+ }
596
+
597
+ memory_region_set_address(alias, rope * map_size);
598
+ memory_region_set_alias_offset(alias,
599
+ (uint32_t) (map_addr + rope * map_size));
600
+ memory_region_set_size(alias, map_size);
601
+ memory_region_set_enabled(alias, true);
602
+ }
603
+}
604
+
605
static void adjust_LMMIO_DIRECT_mapping(AstroState *s, unsigned int reg_index)
606
{
607
MemoryRegion *lmmio_alias;
@@ -689,6 +761,9 @@ static MemTxResult astro_chip_write_with_attrs(void *opaque, hwaddr addr,
761
if (index < LMMIO_DIRECT_RANGES * 3) {
762
adjust_LMMIO_DIRECT_mapping(s, index);
763
}
764
+ if (addr >= 0x360 && addr <= 0x370 + 7) {
765
+ adjust_LMMIO_mapping(s);
766
+ }
767
break;
768
case 0x10200:
769
case 0x10220:
@@ -892,15 +967,6 @@ static void astro_realize(DeviceState *obj, Error **errp)
967
elroy->mmio_base[(0x0240 - 0x200) / 8] = rope * map_size | 0x01;
968
elroy->mmio_base[(0x0248 - 0x200) / 8] = 0x0000e000;
969
895
- /* map elroys mmio */
896
- map_size = LMMIO_DIST_BASE_SIZE / ROPES_PER_IOC;
897
- map_addr = F_EXTEND(LMMIO_DIST_BASE_ADDR + rope * map_size);
898
- memory_region_init_alias(&elroy->pci_mmio_alias, OBJECT(elroy),
899
- "pci-mmio-alias",
900
- &elroy->pci_mmio, (uint32_t) map_addr, map_size);
901
- memory_region_add_subregion(get_system_memory(), map_addr,
902
- &elroy->pci_mmio_alias);
903
-
970
/* map elroys io */
971
map_size = IOS_DIST_BASE_SIZE / ROPES_PER_IOC;
972
map_addr = F_EXTEND(IOS_DIST_BASE_ADDR + rope * map_size);
include/hw/pci-host/astro.h
+6
-2
@@ -61,9 +61,10 @@ struct ElroyState {
61
MemoryRegion this_mem;
62
63
MemoryRegion pci_mmio;
64
- MemoryRegion pci_mmio_alias;
65
- MemoryRegion pci_hole;
64
MemoryRegion pci_io;
65
+
66
+ MemoryRegion gmmio_alias;
67
+ MemoryRegion lmmio_alias;
68
};
69
70
struct AstroState {
@@ -89,6 +90,9 @@ struct AstroState {
90
MemoryRegion this_mem;
91
MemoryRegion lmmio_direct[LMMIO_DIRECT_RANGES];
92
93
+ MemoryRegion lmmio;
94
+ MemoryRegion gmmio;
95
+
96
IOMMUMemoryRegion iommu;
97
AddressSpace iommu_as;
98
};