docs/devel/tcg-ops: List more vector opcodes
Few logical and arithmetic vector opcodes are missing, list them. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Message-Id: <20260504125032.35465-3-philmd@linaro.org>
Philippe Mathieu-Daudé committed
May 4, 2026 at 09:13 UTC
510899e681fb421803183061c74b77206825aeb7
1 file changed
+8
docs/devel/tcg-ops.rst
+8
@@ -816,10 +816,16 @@ specifies the length of the element (if applicable) in log2 8-bit units.
816
817
* - and_vec *v0*, *v1*, *v2*
818
819
+ nand_vec *v0*, *v1*, *v2*
820
+
821
or_vec *v0*, *v1*, *v2*
822
823
+ nor_vec *v0*, *v1*, *v2*
824
+
825
xor_vec *v0*, *v1*, *v2*
826
827
+ eqv_vec *v0*, *v1*, *v2*
828
+
829
andc_vec *v0*, *v1*, *v2*
830
831
orc_vec *v0*, *v1*, *v2*
@@ -852,6 +858,8 @@ specifies the length of the element (if applicable) in log2 8-bit units.
858
859
sars_vec *v0*, *v1*, *s2*
860
861
+ rotls_vec *v0*, *v1*, *s2*
862
+
863
- | Similarly for logical and arithmetic right shift, and left rotate.
864
865
* - shlv_vec *v0*, *v1*, *v2*