target/riscv: move pmp files to tcg subdir
A trivial header change is required too. Signed-off-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Chao Liu <chao.liu.zevorn@gmail.com> Message-ID: <20260703180538.3346781-7-daniel.barboza@oss.qualcomm.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Daniel Henrique Barboza committed
Jul 3, 2026 at 15:05 UTC
5739b967ba6c22fccb1997c8c9052abfa24bd1a6
5 files changed
+2
-2
target/riscv/cpu.h
+1
-1
@@ -183,7 +183,7 @@ extern RISCVCPUImpliedExtsRule *riscv_multi_ext_implied_rules[];
183
#define MMU_USER_IDX 3
184
185
#if !defined(CONFIG_USER_ONLY)
186
-#include "pmp.h"
186
+#include "tcg/pmp.h"
187
#endif
188
189
#define RV_VLEN_MAX 1024
target/riscv/meson.build
-1
@@ -22,7 +22,6 @@ riscv_ss.add(files(
22
riscv_system_ss = ss.source_set()
23
riscv_system_ss.add(files(
24
'arch_dump.c',
25
- 'pmp.c',
25
'monitor.c',
26
'machine.c',
27
'time_helper.c',
target/riscv/tcg/meson.build
+1
@@ -21,6 +21,7 @@ riscv_ss.add(files(
21
riscv_system_ss.add(files(
22
'debug.c',
23
'mips_csr.c',
24
+ 'pmp.c',
25
'pmu.c',
26
'th_csr.c',
27
))