hw/riscv/spike: Use 'max' CPU type by default
The Spike RISC-V ISA Simulator aims for maximum coverage, so can start with the 'max' CPU type by default. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Anton Johansson <anjo@rev.ng> Reviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20260526095731.63525-2-philmd@linaro.org>
Philippe Mathieu-Daudé committed
May 26, 2026 at 11:23 UTC
599a6735477a0e1196ae430e74506449fcbf4b6d
1 file changed
+1
-1
hw/riscv/spike.c
+1
-1
@@ -342,7 +342,7 @@ static void spike_machine_class_init(ObjectClass *oc, const void *data)
342
mc->desc = "RISC-V Spike board";
343
mc->init = spike_board_init;
344
mc->max_cpus = SPIKE_CPUS_MAX;
345
- mc->default_cpu_type = TYPE_RISCV_CPU_BASE;
345
+ mc->default_cpu_type = TYPE_RISCV_CPU_MAX;
346
mc->possible_cpu_arch_ids = riscv_numa_possible_cpu_arch_ids;
347
mc->cpu_index_to_instance_props = riscv_numa_cpu_index_to_props;
348
mc->get_default_cpu_node_id = riscv_numa_get_default_cpu_node_id;