target/mips: decode Octeon CHORD and LLM COP2 selectors
Add explicit decodetree entries and translator bindings for the Octeon CHORD and sparse LLM COP2 selectors. CHORD and LLM use their own COP2 selector window rather than the crypto engine windows covered by the preceding decode patches. This completes the explicit COP2 selector coverage by adding the remaining CHORD and LLM register and operation selectors. Signed-off-by: James Hilliard <james.hilliard1@gmail.com> Acked-by: Richard Henderson <richard.henderson@linaro.org> Message-ID: <20260608-mips-octeon-missing-insns-v2-v16-19-daef7a0d8b04@gmail.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
James Hilliard committed
Jun 8, 2026 at 12:59 UTC
8d399e3e037276484e44ff92ffa8f2677354bdcd
2 files changed
+26
target/mips/tcg/octeon.decode
+13
@@ -167,6 +167,9 @@ LDX 011111 ..... ..... ..... 01000 001010 @lx
167
CVM_MF_GFM_RESINP0 010010 00001 rt:5 0000 0010 0101 1010 &cp2
168
CVM_MF_GFM_RESINP1 010010 00001 rt:5 0000 0010 0101 1011 &cp2
169
CVM_MF_GFM_POLY 010010 00001 rt:5 0000 0010 0101 1110 &cp2
170
+ CVM_MF_CHORD 010010 00001 rt:5 0000 0100 0000 0000 &cp2
171
+ CVM_MF_LLM_DATA0 010010 00001 rt:5 0000 0100 0000 0010 &cp2
172
+ CVM_MF_LLM_DATA1 010010 00001 rt:5 0000 0100 0000 1010 &cp2
173
CVM_MT_HSH_DAT0 010010 00101 rt:5 0000 0000 0100 0000 &cp2
174
CVM_MT_HSH_DAT1 010010 00101 rt:5 0000 0000 0100 0001 &cp2
175
CVM_MT_HSH_DAT2 010010 00101 rt:5 0000 0000 0100 0010 &cp2
@@ -261,6 +264,16 @@ LDX 011111 ..... ..... ..... 01000 001010 @lx
264
CVM_MT_SHA3_XORDAT15 010010 00101 rt:5 0000 0010 1100 1111 &cp2
265
CVM_MT_SHA3_XORDAT16 010010 00101 rt:5 0000 0010 1101 0000 &cp2
266
CVM_MT_SHA3_XORDAT17 010010 00101 rt:5 0000 0010 1101 0001 &cp2
267
+ CVM_MT_LLM_READ_ADDR0 010010 00101 rt:5 0000 0100 0000 0000 &cp2
268
+ CVM_MT_LLM_WRITE_ADDR0 010010 00101 rt:5 0000 0100 0000 0001 &cp2
269
+ CVM_MT_LLM_DATA0 010010 00101 rt:5 0000 0100 0000 0010 &cp2
270
+ CVM_MT_LLM_READ64_ADDR0 010010 00101 rt:5 0000 0100 0000 0100 &cp2
271
+ CVM_MT_LLM_WRITE64_ADDR0 010010 00101 rt:5 0000 0100 0000 0101 &cp2
272
+ CVM_MT_LLM_READ_ADDR1 010010 00101 rt:5 0000 0100 0000 1000 &cp2
273
+ CVM_MT_LLM_WRITE_ADDR1 010010 00101 rt:5 0000 0100 0000 1001 &cp2
274
+ CVM_MT_LLM_DATA1 010010 00101 rt:5 0000 0100 0000 1010 &cp2
275
+ CVM_MT_LLM_READ64_ADDR1 010010 00101 rt:5 0000 0100 0000 1100 &cp2
276
+ CVM_MT_LLM_WRITE64_ADDR1 010010 00101 rt:5 0000 0100 0000 1101 &cp2
277
CVM_MT_CRC_LEN 010010 00101 rt:5 0001 0010 0000 0010 &cp2
278
CVM_MT_CRC_DWORD 010010 00101 rt:5 0001 0010 0000 0111 &cp2
279
CVM_MT_CRC_VAR 010010 00101 rt:5 0001 0010 0000 1000 &cp2
target/mips/tcg/octeon_translate.c
+13
@@ -235,6 +235,9 @@ CP2_MF_I64(CVM_MF_GFM_MUL1, gfm_mul[1]);
235
CP2_MF_I64(CVM_MF_GFM_RESINP0, gfm_resinp[0]);
236
CP2_MF_I64(CVM_MF_GFM_RESINP1, gfm_resinp[1]);
237
CP2_MF_U16(CVM_MF_GFM_POLY, gfm_poly);
238
+CP2_MF_I64(CVM_MF_CHORD, chord);
239
+CP2_MF_I64(CVM_MF_LLM_DATA0, llm_data[0]);
240
+CP2_MF_I64(CVM_MF_LLM_DATA1, llm_data[1]);
241
242
CP2_MF_HELPER(CVM_MF_CRC_IV_REFLECT, crc_iv_reflect);
243
CP2_MF_I64(CVM_MF_SHA3_DAT24, sha3_dat24);
@@ -306,6 +309,8 @@ CP2_MT_I64(CVM_MT_GFM_RESINP0, gfm_resinp[0]);
309
CP2_MT_I64(CVM_MT_GFM_RESINP1, gfm_resinp[1]);
310
CP2_MT_XOR_I64(CVM_MT_GFM_XOR0, gfm_resinp[0]);
311
CP2_MT_U16(CVM_MT_GFM_POLY, gfm_poly);
312
+CP2_MT_I64(CVM_MT_LLM_DATA0, llm_data[0]);
313
+CP2_MT_I64(CVM_MT_LLM_DATA1, llm_data[1]);
314
CP2_MT_U8_MASKED(CVM_MT_CRC_LEN, crc_len, 0xf);
315
CP2_MT_U32(CVM_MT_CRC_POLYNOMIAL, crc_poly);
316
@@ -395,6 +400,14 @@ CP2_MT_HELPER(CVM_MT_HSH_STARTMD5, hsh_startmd5);
400
CP2_MT_HELPER(CVM_MT_HSH_STARTSHA256, hsh_startsha256);
401
CP2_MT_HELPER(CVM_MT_HSH_STARTSHA, hsh_startsha);
402
CP2_MT_HELPER(CVM_MT_HSH_STARTSHA512, hsh_startsha512);
403
+CP2_MT_HELPER(CVM_MT_LLM_READ_ADDR0, llm_read_addr0);
404
+CP2_MT_HELPER(CVM_MT_LLM_WRITE_ADDR0, llm_write_addr0);
405
+CP2_MT_HELPER(CVM_MT_LLM_READ64_ADDR0, llm_read64_addr0);
406
+CP2_MT_HELPER(CVM_MT_LLM_WRITE64_ADDR0, llm_write64_addr0);
407
+CP2_MT_HELPER(CVM_MT_LLM_READ_ADDR1, llm_read_addr1);
408
+CP2_MT_HELPER(CVM_MT_LLM_WRITE_ADDR1, llm_write_addr1);
409
+CP2_MT_HELPER(CVM_MT_LLM_READ64_ADDR1, llm_read64_addr1);
410
+CP2_MT_HELPER(CVM_MT_LLM_WRITE64_ADDR1, llm_write64_addr1);
411
412
static bool trans_BBIT(DisasContext *ctx, arg_BBIT *a)
413
{