target/arm: Rename isar_feature_aa64_sve_sha3
Rename from isar_feature_aa64_sve2_sha3 to match the feature name: FEAT_SVE_SHA3. Reorg trans_RAX1 to use TRANS_FEAT_STREAMING_IF. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20260826174213.614571-18-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Richard Henderson committed
Aug 26, 2026 at 10:42 UTC
9ca98b205831161109d6c9b6cec6a1a61a06b474
4 files changed
+5
-14
bsd-user/aarch64/target_arch_elf.h
+1
-1
@@ -129,7 +129,7 @@ static uint32_t get_elf_hwcap2(void)
129
GET_FEATURE_ID(aa64_sve_aes, ARM_HWCAP2_A64_SVEAES);
130
GET_FEATURE_ID(aa64_sve_pmull128, ARM_HWCAP2_A64_SVEPMULL);
131
GET_FEATURE_ID(aa64_sve_bitperm, ARM_HWCAP2_A64_SVEBITPERM);
132
- GET_FEATURE_ID(aa64_sve2_sha3, ARM_HWCAP2_A64_SVESHA3);
132
+ GET_FEATURE_ID(aa64_sve_sha3, ARM_HWCAP2_A64_SVESHA3);
133
GET_FEATURE_ID(aa64_sve2_sm4, ARM_HWCAP2_A64_SVESM4);
134
GET_FEATURE_ID(aa64_condm_5, ARM_HWCAP2_A64_FLAGM2);
135
GET_FEATURE_ID(aa64_frint, ARM_HWCAP2_A64_FRINT);
linux-user/aarch64/elfload.c
+1
-1
@@ -195,7 +195,7 @@ abi_ulong get_elf_hwcap2(CPUState *cs)
195
GET_FEATURE_ID(aa64_sve_aes, ARM_HWCAP2_A64_SVEAES);
196
GET_FEATURE_ID(aa64_sve_pmull128, ARM_HWCAP2_A64_SVEPMULL);
197
GET_FEATURE_ID(aa64_sve_bitperm, ARM_HWCAP2_A64_SVEBITPERM);
198
- GET_FEATURE_ID(aa64_sve2_sha3, ARM_HWCAP2_A64_SVESHA3);
198
+ GET_FEATURE_ID(aa64_sve_sha3, ARM_HWCAP2_A64_SVESHA3);
199
GET_FEATURE_ID(aa64_sve2_sm4, ARM_HWCAP2_A64_SVESM4);
200
GET_FEATURE_ID(aa64_condm_5, ARM_HWCAP2_A64_FLAGM2);
201
GET_FEATURE_ID(aa64_frint, ARM_HWCAP2_A64_FRINT);
target/arm/cpu-features.h
+1
-1
@@ -1554,7 +1554,7 @@ static inline bool isar_feature_aa64_sme_sve_bf16(const ARMISARegisters *id)
1554
return FIELD_EX64_IDREG(id, ID_AA64ZFR0, BFLOAT16) != 0;
1555
}
1556
1557
-static inline bool isar_feature_aa64_sve2_sha3(const ARMISARegisters *id)
1557
+static inline bool isar_feature_aa64_sve_sha3(const ARMISARegisters *id)
1558
{
1559
return FIELD_EX64_IDREG(id, ID_AA64ZFR0, SHA3) != 0;
1560
}
target/arm/tcg/translate-sve.c
+2
-11
@@ -8307,17 +8307,8 @@ TRANS_FEAT_NONSTREAMING(SM4E, aa64_sve2_sm4, gen_gvec_ool_arg_zzz,
8307
TRANS_FEAT_NONSTREAMING(SM4EKEY, aa64_sve2_sm4, gen_gvec_ool_arg_zzz,
8308
gen_helper_crypto_sm4ekey, a, 0)
8309
8310
-static bool trans_RAX1(DisasContext *s, arg_RAX1 *a)
8311
-{
8312
- if (!dc_isar_feature(aa64_sve2_sha3, s)) {
8313
- return false;
8314
- }
8315
- if (!dc_isar_feature(aa64_sme2p1, s)) {
8316
- /* SME2p1 adds this as valid in streaming SVE mode */
8317
- s->is_nonstreaming = true;
8318
- }
8319
- return gen_gvec_fn_arg_zzz(s, gen_gvec_rax1, a);
8320
-}
8310
+TRANS_FEAT_STREAMING_IF(RAX1, aa64_sve_sha3, aa64_sme2p1,
8311
+ gen_gvec_fn_arg_zzz, gen_gvec_rax1, a)
8312
8313
TRANS_FEAT(FCVTNT_sh_m, aa64_sme_or_sve2, gen_gvec_fpst_arg_zpz,
8314
gen_helper_sve2_fcvtnt_sh, a, 0, FPST_A64)