tests/tcg/mips: cover Octeon QMAC instructions
Add smoke coverage for Octeon QMAC and QMACS fixed-point accumulator instruction paths. The coverage exercises normal accumulation, saturating accumulation, and the sticky saturation flag. Signed-off-by: James Hilliard <james.hilliard1@gmail.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-ID: <20260608-mips-octeon-missing-insns-v2-v16-21-daef7a0d8b04@gmail.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
James Hilliard committed
Jun 8, 2026 at 12:59 UTC
b6726871b94023acd4083634549d4102472d0f05
1 file changed
+40
tests/tcg/mips/user/isa/octeon/octeon-insns.c
+40
@@ -129,6 +129,43 @@ static uint64_t octeon_vmm0(uint64_t mpl0, uint64_t p0,
129
return rd;
130
}
131
132
+static uint64_t octeon_qmac_lo(uint64_t rs, uint64_t rt, uint64_t lo)
133
+{
134
+ uint64_t rd;
135
+
136
+ asm volatile(
137
+ "move $8, %[rs]\n\t"
138
+ "move $9, %[rt]\n\t"
139
+ "mtlo %[lo]\n\t"
140
+ "mthi $0\n\t"
141
+ ".word 0x710904d2\n\t" /* qmac.03 $8, $9 */
142
+ "mflo %[rd]\n\t"
143
+ : [rd] "=r" (rd)
144
+ : [rs] "r" (rs), [rt] "r" (rt), [lo] "r" (lo)
145
+ : "$8", "$9");
146
+
147
+ return rd;
148
+}
149
+
150
+static uint64_t octeon_qmacs_state(uint64_t rs, uint64_t rt, uint64_t lo)
151
+{
152
+ uint64_t hi, rd;
153
+
154
+ asm volatile(
155
+ "move $8, %[rs]\n\t"
156
+ "move $9, %[rt]\n\t"
157
+ "mtlo %[lo]\n\t"
158
+ "mthi $0\n\t"
159
+ ".word 0x71090012\n\t" /* qmacs.00 $8, $9 */
160
+ "mfhi %[hi]\n\t"
161
+ "mflo %[rd]\n\t"
162
+ : [hi] "=r" (hi), [rd] "=r" (rd)
163
+ : [rs] "r" (rs), [rt] "r" (rt), [lo] "r" (lo)
164
+ : "$8", "$9");
165
+
166
+ return ((hi & 1) << 32) | (rd & 0xffffffff);
167
+}
168
+
169
static uint64_t octeon_vmm0_zeroes_mpl1(void)
170
{
171
uint64_t rd;
@@ -355,6 +392,9 @@ int main(void)
392
assert(octeon_seq(0xabc, 0xdef) == 0);
393
assert(octeon_sne(0xabc, 0xabc) == 0);
394
assert(octeon_sne(0xabc, 0xdef) == 1);
395
+ assert(octeon_qmac_lo(0x0003000000000000ULL, 2, 1) == 13);
396
+ assert(octeon_qmacs_state(1, 1, 0x7ffffffe) == 0x17fffffffULL);
397
+ assert(octeon_qmacs_state(0x8000, 0x8000, 0) == 0x17fffffffULL);
398
assert(octeon_vmulu(5, 7, 11) == 46);
399
assert(octeon_vmm0(5, 13, 7, 11) == 59);
400
assert(octeon_vmm0_zeroes_mpl1() == 0);