target/hexagon: add GVec override for HVX vmpyih multiply
Reviewed-by: Marco Liebel <marco.liebel@oss.qualcomm.com> Link: https://lore.kernel.org/qemu-devel/20260807152241.1576334-4-brian.cain@oss.qualcomm.com Signed-off-by: Brian Cain <brian.cain@oss.qualcomm.com>
Brian Cain committed
Aug 7, 2026 at 08:22 UTC
d47d794ea2c7b3f5baa8d57fbe496c755119e0da
1 file changed
+5
target/hexagon/gen_tcg_hvx.h
+5
@@ -321,6 +321,11 @@ static inline void assert_vhist_tmp(DisasContext *ctx)
321
322
#define fGEN_TCG_V6_vsubuwsat_dv(SHORTCODE) \
323
fGEN_TCG_PAIR_ADDSUB(ussub, MO_32, VddV_off, VuuV_off, VvvV_off)
324
+
325
+#define fGEN_TCG_V6_vmpyih(SHORTCODE) \
326
+ tcg_gen_gvec_mul(MO_16, VdV_off, VuV_off, VvV_off, \
327
+ VECTOR_SIZE_BYTE, VECTOR_SIZE_BYTE)
328
+
329
/* Vector shift right - various forms */
330
#define fGEN_TCG_V6_vasrh(SHORTCODE) \
331
do { \