target/arm: Rename isar_feature_aa64_sve_pmull128
Rename from isar_feature_aa64_sve2_pmull128 to match the feature name: FEAT_SVE_PMULL128. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20260826174213.614571-16-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Richard Henderson committed
Aug 26, 2026 at 10:42 UTC
f663e7f96de78b324d7b5f080e57a61b77762644
4 files changed
+4
-4
bsd-user/aarch64/target_arch_elf.h
+1
-1
@@ -127,7 +127,7 @@ static uint32_t get_elf_hwcap2(void)
127
GET_FEATURE_ID(aa64_dcpodp, ARM_HWCAP2_A64_DCPODP);
128
GET_FEATURE_ID(aa64_sve2, ARM_HWCAP2_A64_SVE2);
129
GET_FEATURE_ID(aa64_sve_aes, ARM_HWCAP2_A64_SVEAES);
130
- GET_FEATURE_ID(aa64_sve2_pmull128, ARM_HWCAP2_A64_SVEPMULL);
130
+ GET_FEATURE_ID(aa64_sve_pmull128, ARM_HWCAP2_A64_SVEPMULL);
131
GET_FEATURE_ID(aa64_sve2_bitperm, ARM_HWCAP2_A64_SVEBITPERM);
132
GET_FEATURE_ID(aa64_sve2_sha3, ARM_HWCAP2_A64_SVESHA3);
133
GET_FEATURE_ID(aa64_sve2_sm4, ARM_HWCAP2_A64_SVESM4);
linux-user/aarch64/elfload.c
+1
-1
@@ -193,7 +193,7 @@ abi_ulong get_elf_hwcap2(CPUState *cs)
193
GET_FEATURE_ID(aa64_dcpodp, ARM_HWCAP2_A64_DCPODP);
194
GET_FEATURE_ID(aa64_sve2, ARM_HWCAP2_A64_SVE2);
195
GET_FEATURE_ID(aa64_sve_aes, ARM_HWCAP2_A64_SVEAES);
196
- GET_FEATURE_ID(aa64_sve2_pmull128, ARM_HWCAP2_A64_SVEPMULL);
196
+ GET_FEATURE_ID(aa64_sve_pmull128, ARM_HWCAP2_A64_SVEPMULL);
197
GET_FEATURE_ID(aa64_sve2_bitperm, ARM_HWCAP2_A64_SVEBITPERM);
198
GET_FEATURE_ID(aa64_sve2_sha3, ARM_HWCAP2_A64_SVESHA3);
199
GET_FEATURE_ID(aa64_sve2_sm4, ARM_HWCAP2_A64_SVESM4);
target/arm/cpu-features.h
+1
-1
@@ -1539,7 +1539,7 @@ static inline bool isar_feature_aa64_sve_aes(const ARMISARegisters *id)
1539
return FIELD_EX64_IDREG(id, ID_AA64ZFR0, AES) != 0;
1540
}
1541
1542
-static inline bool isar_feature_aa64_sve2_pmull128(const ARMISARegisters *id)
1542
+static inline bool isar_feature_aa64_sve_pmull128(const ARMISARegisters *id)
1543
{
1544
return FIELD_EX64_IDREG(id, ID_AA64ZFR0, AES) >= 2;
1545
}
target/arm/tcg/translate-sve.c
+1
-1
@@ -7243,7 +7243,7 @@ static bool do_trans_pmull(DisasContext *s, arg_rrr_esz *a, bool sel)
7243
};
7244
7245
if (a->esz == 0) {
7246
- if (!dc_isar_feature(aa64_sve2_pmull128, s)) {
7246
+ if (!dc_isar_feature(aa64_sve_pmull128, s)) {
7247
return false;
7248
}
7249
s->is_nonstreaming = !dc_isar_feature(aa64_ssve_aes, s);