| 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
| 2 | /* |
| 3 | * Copyright © 2022-2023 Rivos Inc. |
| 4 | * Copyright © 2023 FORTH-ICS/CARV |
| 5 | * Copyright © 2023 RISC-V IOMMU Task Group |
| 6 | * |
| 7 | * RISC-V IOMMU - Register Layout and Data Structures. |
| 8 | * |
| 9 | * Based on the IOMMU spec version 1.0, 3/2023 |
| 10 | * https://github.com/riscv-non-isa/riscv-iommu |
| 11 | */ |
| 12 | |
| 13 | #ifndef HW_RISCV_IOMMU_BITS_H |
| 14 | #define HW_RISCV_IOMMU_BITS_H |
| 15 | |
| 16 | #define RISCV_IOMMU_SPEC_DOT_VER 0x010 |
| 17 | |
| 18 | #ifndef GENMASK_ULL |
| 19 | #define GENMASK_ULL(h, l) (((~0ULL) >> (63 - (h) + (l))) << (l)) |
| 20 | #endif |
| 21 | |
| 22 | /* |
| 23 | * struct riscv_iommu_fq_record - Fault/Event Queue Record |
| 24 | * See section 3.2 for more info. |
| 25 | */ |
| 26 | struct riscv_iommu_fq_record { |
| 27 | uint64_t hdr; |
| 28 | uint64_t _reserved; |
| 29 | uint64_t iotval; |
| 30 | uint64_t iotval2; |
| 31 | }; |
| 32 | /* Header fields */ |
| 33 | #define RISCV_IOMMU_FQ_HDR_CAUSE GENMASK_ULL(11, 0) |
| 34 | #define RISCV_IOMMU_FQ_HDR_PID GENMASK_ULL(31, 12) |
| 35 | #define RISCV_IOMMU_FQ_HDR_PV BIT_ULL(32) |
| 36 | #define RISCV_IOMMU_FQ_HDR_TTYPE GENMASK_ULL(39, 34) |
| 37 | #define RISCV_IOMMU_FQ_HDR_DID GENMASK_ULL(63, 40) |
| 38 | |
| 39 | /* |
| 40 | * struct riscv_iommu_pq_record - PCIe Page Request record |
| 41 | * For more infos on the PCIe Page Request queue see chapter 3.3. |
| 42 | */ |
| 43 | struct riscv_iommu_pq_record { |
| 44 | uint64_t hdr; |
| 45 | uint64_t payload; |
| 46 | }; |
| 47 | /* Header fields */ |
| 48 | #define RISCV_IOMMU_PREQ_HDR_PID GENMASK_ULL(31, 12) |
| 49 | #define RISCV_IOMMU_PREQ_HDR_PV BIT_ULL(32) |
| 50 | #define RISCV_IOMMU_PREQ_HDR_PRIV BIT_ULL(33) |
| 51 | #define RISCV_IOMMU_PREQ_HDR_EXEC BIT_ULL(34) |
| 52 | #define RISCV_IOMMU_PREQ_HDR_DID GENMASK_ULL(63, 40) |
| 53 | |
| 54 | /* Payload fields */ |
| 55 | #define RISCV_IOMMU_PREQ_PAYLOAD_R BIT_ULL(0) |
| 56 | #define RISCV_IOMMU_PREQ_PAYLOAD_W BIT_ULL(1) |
| 57 | #define RISCV_IOMMU_PREQ_PAYLOAD_L BIT_ULL(2) |
| 58 | #define RISCV_IOMMU_PREQ_PAYLOAD_M GENMASK_ULL(2, 0) |
| 59 | #define RISCV_IOMMU_PREQ_PRG_INDEX GENMASK_ULL(11, 3) |
| 60 | #define RISCV_IOMMU_PREQ_UADDR GENMASK_ULL(63, 12) |
| 61 | |
| 62 | /* Common field positions */ |
| 63 | #define RISCV_IOMMU_PPN_FIELD GENMASK_ULL(53, 10) |
| 64 | #define RISCV_IOMMU_QUEUE_LOGSZ_FIELD GENMASK_ULL(4, 0) |
| 65 | #define RISCV_IOMMU_QUEUE_INDEX_FIELD GENMASK_ULL(31, 0) |
| 66 | #define RISCV_IOMMU_QUEUE_ENABLE BIT(0) |
| 67 | #define RISCV_IOMMU_QUEUE_INTR_ENABLE BIT(1) |
| 68 | #define RISCV_IOMMU_QUEUE_MEM_FAULT BIT(8) |
| 69 | #define RISCV_IOMMU_QUEUE_OVERFLOW BIT(9) |
| 70 | #define RISCV_IOMMU_QUEUE_ACTIVE BIT(16) |
| 71 | #define RISCV_IOMMU_QUEUE_BUSY BIT(17) |
| 72 | #define RISCV_IOMMU_ATP_PPN_FIELD GENMASK_ULL(43, 0) |
| 73 | #define RISCV_IOMMU_ATP_MODE_FIELD GENMASK_ULL(63, 60) |
| 74 | |
| 75 | /* 5.3 IOMMU Capabilities (64bits) */ |
| 76 | #define RISCV_IOMMU_REG_CAP 0x0000 |
| 77 | #define RISCV_IOMMU_CAP_VERSION GENMASK_ULL(7, 0) |
| 78 | #define RISCV_IOMMU_CAP_SV32 BIT_ULL(8) |
| 79 | #define RISCV_IOMMU_CAP_SV39 BIT_ULL(9) |
| 80 | #define RISCV_IOMMU_CAP_SV48 BIT_ULL(10) |
| 81 | #define RISCV_IOMMU_CAP_SV57 BIT_ULL(11) |
| 82 | #define RISCV_IOMMU_CAP_SVRSW60T59B BIT_ULL(14) |
| 83 | #define RISCV_IOMMU_CAP_SV32X4 BIT_ULL(16) |
| 84 | #define RISCV_IOMMU_CAP_SV39X4 BIT_ULL(17) |
| 85 | #define RISCV_IOMMU_CAP_SV48X4 BIT_ULL(18) |
| 86 | #define RISCV_IOMMU_CAP_SV57X4 BIT_ULL(19) |
| 87 | #define RISCV_IOMMU_CAP_MSI_FLAT BIT_ULL(22) |
| 88 | #define RISCV_IOMMU_CAP_MSI_MRIF BIT_ULL(23) |
| 89 | #define RISCV_IOMMU_CAP_AMO_HWAD BIT_ULL(24) |
| 90 | #define RISCV_IOMMU_CAP_ATS BIT_ULL(25) |
| 91 | #define RISCV_IOMMU_CAP_T2GPA BIT_ULL(26) |
| 92 | #define RISCV_IOMMU_CAP_IGS GENMASK_ULL(29, 28) |
| 93 | #define RISCV_IOMMU_CAP_HPM BIT_ULL(30) |
| 94 | #define RISCV_IOMMU_CAP_DBG BIT_ULL(31) |
| 95 | #define RISCV_IOMMU_CAP_PAS GENMASK_ULL(37, 32) |
| 96 | #define RISCV_IOMMU_CAP_PD8 BIT_ULL(38) |
| 97 | #define RISCV_IOMMU_CAP_PD17 BIT_ULL(39) |
| 98 | #define RISCV_IOMMU_CAP_PD20 BIT_ULL(40) |
| 99 | |
| 100 | enum riscv_iommu_igs_modes { |
| 101 | RISCV_IOMMU_CAP_IGS_MSI = 0, |
| 102 | RISCV_IOMMU_CAP_IGS_WSI, |
| 103 | RISCV_IOMMU_CAP_IGS_BOTH |
| 104 | }; |
| 105 | |
| 106 | /* 5.4 Features control register (32bits) */ |
| 107 | #define RISCV_IOMMU_REG_FCTL 0x0008 |
| 108 | #define RISCV_IOMMU_FCTL_BE BIT(0) |
| 109 | #define RISCV_IOMMU_FCTL_WSI BIT(1) |
| 110 | #define RISCV_IOMMU_FCTL_GXL BIT(2) |
| 111 | |
| 112 | /* 5.5 Device-directory-table pointer (64bits) */ |
| 113 | #define RISCV_IOMMU_REG_DDTP 0x0010 |
| 114 | #define RISCV_IOMMU_DDTP_MODE GENMASK_ULL(3, 0) |
| 115 | #define RISCV_IOMMU_DDTP_BUSY BIT_ULL(4) |
| 116 | #define RISCV_IOMMU_DDTP_PPN RISCV_IOMMU_PPN_FIELD |
| 117 | |
| 118 | enum riscv_iommu_ddtp_modes { |
| 119 | RISCV_IOMMU_DDTP_MODE_OFF = 0, |
| 120 | RISCV_IOMMU_DDTP_MODE_BARE = 1, |
| 121 | RISCV_IOMMU_DDTP_MODE_1LVL = 2, |
| 122 | RISCV_IOMMU_DDTP_MODE_2LVL = 3, |
| 123 | RISCV_IOMMU_DDTP_MODE_3LVL = 4, |
| 124 | RISCV_IOMMU_DDTP_MODE_MAX = 4 |
| 125 | }; |
| 126 | |
| 127 | /* 5.6 Command Queue Base (64bits) */ |
| 128 | #define RISCV_IOMMU_REG_CQB 0x0018 |
| 129 | #define RISCV_IOMMU_CQB_LOG2SZ RISCV_IOMMU_QUEUE_LOGSZ_FIELD |
| 130 | #define RISCV_IOMMU_CQB_PPN RISCV_IOMMU_PPN_FIELD |
| 131 | |
| 132 | /* 5.7 Command Queue head (32bits) */ |
| 133 | #define RISCV_IOMMU_REG_CQH 0x0020 |
| 134 | |
| 135 | /* 5.8 Command Queue tail (32bits) */ |
| 136 | #define RISCV_IOMMU_REG_CQT 0x0024 |
| 137 | |
| 138 | /* 5.9 Fault Queue Base (64bits) */ |
| 139 | #define RISCV_IOMMU_REG_FQB 0x0028 |
| 140 | #define RISCV_IOMMU_FQB_LOG2SZ RISCV_IOMMU_QUEUE_LOGSZ_FIELD |
| 141 | #define RISCV_IOMMU_FQB_PPN RISCV_IOMMU_PPN_FIELD |
| 142 | |
| 143 | /* 5.10 Fault Queue Head (32bits) */ |
| 144 | #define RISCV_IOMMU_REG_FQH 0x0030 |
| 145 | |
| 146 | /* 5.11 Fault Queue tail (32bits) */ |
| 147 | #define RISCV_IOMMU_REG_FQT 0x0034 |
| 148 | |
| 149 | /* 5.12 Page Request Queue base (64bits) */ |
| 150 | #define RISCV_IOMMU_REG_PQB 0x0038 |
| 151 | #define RISCV_IOMMU_PQB_LOG2SZ RISCV_IOMMU_QUEUE_LOGSZ_FIELD |
| 152 | #define RISCV_IOMMU_PQB_PPN RISCV_IOMMU_PPN_FIELD |
| 153 | |
| 154 | /* 5.13 Page Request Queue head (32bits) */ |
| 155 | #define RISCV_IOMMU_REG_PQH 0x0040 |
| 156 | |
| 157 | /* 5.14 Page Request Queue tail (32bits) */ |
| 158 | #define RISCV_IOMMU_REG_PQT 0x0044 |
| 159 | |
| 160 | /* 5.15 Command Queue CSR (32bits) */ |
| 161 | #define RISCV_IOMMU_REG_CQCSR 0x0048 |
| 162 | #define RISCV_IOMMU_CQCSR_CQEN RISCV_IOMMU_QUEUE_ENABLE |
| 163 | #define RISCV_IOMMU_CQCSR_CIE RISCV_IOMMU_QUEUE_INTR_ENABLE |
| 164 | #define RISCV_IOMMU_CQCSR_CQMF RISCV_IOMMU_QUEUE_MEM_FAULT |
| 165 | #define RISCV_IOMMU_CQCSR_CMD_TO BIT(9) |
| 166 | #define RISCV_IOMMU_CQCSR_CMD_ILL BIT(10) |
| 167 | #define RISCV_IOMMU_CQCSR_FENCE_W_IP BIT(11) |
| 168 | #define RISCV_IOMMU_CQCSR_CQON RISCV_IOMMU_QUEUE_ACTIVE |
| 169 | #define RISCV_IOMMU_CQCSR_BUSY RISCV_IOMMU_QUEUE_BUSY |
| 170 | |
| 171 | /* 5.16 Fault Queue CSR (32bits) */ |
| 172 | #define RISCV_IOMMU_REG_FQCSR 0x004C |
| 173 | #define RISCV_IOMMU_FQCSR_FQEN RISCV_IOMMU_QUEUE_ENABLE |
| 174 | #define RISCV_IOMMU_FQCSR_FIE RISCV_IOMMU_QUEUE_INTR_ENABLE |
| 175 | #define RISCV_IOMMU_FQCSR_FQMF RISCV_IOMMU_QUEUE_MEM_FAULT |
| 176 | #define RISCV_IOMMU_FQCSR_FQOF RISCV_IOMMU_QUEUE_OVERFLOW |
| 177 | #define RISCV_IOMMU_FQCSR_FQON RISCV_IOMMU_QUEUE_ACTIVE |
| 178 | #define RISCV_IOMMU_FQCSR_BUSY RISCV_IOMMU_QUEUE_BUSY |
| 179 | |
| 180 | /* 5.17 Page Request Queue CSR (32bits) */ |
| 181 | #define RISCV_IOMMU_REG_PQCSR 0x0050 |
| 182 | #define RISCV_IOMMU_PQCSR_PQEN RISCV_IOMMU_QUEUE_ENABLE |
| 183 | #define RISCV_IOMMU_PQCSR_PIE RISCV_IOMMU_QUEUE_INTR_ENABLE |
| 184 | #define RISCV_IOMMU_PQCSR_PQMF RISCV_IOMMU_QUEUE_MEM_FAULT |
| 185 | #define RISCV_IOMMU_PQCSR_PQOF RISCV_IOMMU_QUEUE_OVERFLOW |
| 186 | #define RISCV_IOMMU_PQCSR_PQON RISCV_IOMMU_QUEUE_ACTIVE |
| 187 | #define RISCV_IOMMU_PQCSR_BUSY RISCV_IOMMU_QUEUE_BUSY |
| 188 | |
| 189 | /* 5.18 Interrupt Pending Status (32bits) */ |
| 190 | #define RISCV_IOMMU_REG_IPSR 0x0054 |
| 191 | #define RISCV_IOMMU_IPSR_CIP BIT(0) |
| 192 | #define RISCV_IOMMU_IPSR_FIP BIT(1) |
| 193 | #define RISCV_IOMMU_IPSR_PMIP BIT(2) |
| 194 | #define RISCV_IOMMU_IPSR_PIP BIT(3) |
| 195 | |
| 196 | enum { |
| 197 | RISCV_IOMMU_INTR_CQ, |
| 198 | RISCV_IOMMU_INTR_FQ, |
| 199 | RISCV_IOMMU_INTR_PM, |
| 200 | RISCV_IOMMU_INTR_PQ, |
| 201 | RISCV_IOMMU_INTR_COUNT |
| 202 | }; |
| 203 | |
| 204 | #define RISCV_IOMMU_IOCOUNT_NUM 31 |
| 205 | |
| 206 | /* 5.19 Performance monitoring counter overflow status (32bits) */ |
| 207 | #define RISCV_IOMMU_REG_IOCOUNTOVF 0x0058 |
| 208 | #define RISCV_IOMMU_IOCOUNTOVF_CY BIT(0) |
| 209 | |
| 210 | /* 5.20 Performance monitoring counter inhibits (32bits) */ |
| 211 | #define RISCV_IOMMU_REG_IOCOUNTINH 0x005C |
| 212 | #define RISCV_IOMMU_IOCOUNTINH_CY BIT(0) |
| 213 | |
| 214 | /* 5.21 Performance monitoring cycles counter (64bits) */ |
| 215 | #define RISCV_IOMMU_REG_IOHPMCYCLES 0x0060 |
| 216 | #define RISCV_IOMMU_IOHPMCYCLES_COUNTER GENMASK_ULL(62, 0) |
| 217 | #define RISCV_IOMMU_IOHPMCYCLES_OVF BIT_ULL(63) |
| 218 | |
| 219 | /* 5.22 Performance monitoring event counters (31 * 64bits) */ |
| 220 | #define RISCV_IOMMU_REG_IOHPMCTR_BASE 0x0068 |
| 221 | #define RISCV_IOMMU_REG_IOHPMCTR(_n) \ |
| 222 | (RISCV_IOMMU_REG_IOHPMCTR_BASE + (_n * 0x8)) |
| 223 | |
| 224 | /* 5.23 Performance monitoring event selectors (31 * 64bits) */ |
| 225 | #define RISCV_IOMMU_REG_IOHPMEVT_BASE 0x0160 |
| 226 | #define RISCV_IOMMU_REG_IOHPMEVT(_n) \ |
| 227 | (RISCV_IOMMU_REG_IOHPMEVT_BASE + (_n * 0x8)) |
| 228 | #define RISCV_IOMMU_IOHPMEVT_EVENT_ID GENMASK_ULL(14, 0) |
| 229 | #define RISCV_IOMMU_IOHPMEVT_DMASK BIT_ULL(15) |
| 230 | #define RISCV_IOMMU_IOHPMEVT_PID_PSCID GENMASK_ULL(35, 16) |
| 231 | #define RISCV_IOMMU_IOHPMEVT_DID_GSCID GENMASK_ULL(59, 36) |
| 232 | #define RISCV_IOMMU_IOHPMEVT_PV_PSCV BIT_ULL(60) |
| 233 | #define RISCV_IOMMU_IOHPMEVT_DV_GSCV BIT_ULL(61) |
| 234 | #define RISCV_IOMMU_IOHPMEVT_IDT BIT_ULL(62) |
| 235 | #define RISCV_IOMMU_IOHPMEVT_OF BIT_ULL(63) |
| 236 | |
| 237 | enum RISCV_IOMMU_HPMEVENT_id { |
| 238 | RISCV_IOMMU_HPMEVENT_INVALID = 0, |
| 239 | RISCV_IOMMU_HPMEVENT_URQ = 1, |
| 240 | RISCV_IOMMU_HPMEVENT_TRQ = 2, |
| 241 | RISCV_IOMMU_HPMEVENT_ATS_RQ = 3, |
| 242 | RISCV_IOMMU_HPMEVENT_TLB_MISS = 4, |
| 243 | RISCV_IOMMU_HPMEVENT_DD_WALK = 5, |
| 244 | RISCV_IOMMU_HPMEVENT_PD_WALK = 6, |
| 245 | RISCV_IOMMU_HPMEVENT_S_VS_WALKS = 7, |
| 246 | RISCV_IOMMU_HPMEVENT_G_WALKS = 8, |
| 247 | RISCV_IOMMU_HPMEVENT_MAX = 9 |
| 248 | }; |
| 249 | |
| 250 | /* 5.24 Translation request IOVA (64bits) */ |
| 251 | #define RISCV_IOMMU_REG_TR_REQ_IOVA 0x0258 |
| 252 | |
| 253 | /* 5.25 Translation request control (64bits) */ |
| 254 | #define RISCV_IOMMU_REG_TR_REQ_CTL 0x0260 |
| 255 | #define RISCV_IOMMU_TR_REQ_CTL_GO_BUSY BIT_ULL(0) |
| 256 | #define RISCV_IOMMU_TR_REQ_CTL_NW BIT_ULL(3) |
| 257 | #define RISCV_IOMMU_TR_REQ_CTL_PID GENMASK_ULL(31, 12) |
| 258 | #define RISCV_IOMMU_TR_REQ_CTL_DID GENMASK_ULL(63, 40) |
| 259 | |
| 260 | /* 5.26 Translation request response (64bits) */ |
| 261 | #define RISCV_IOMMU_REG_TR_RESPONSE 0x0268 |
| 262 | #define RISCV_IOMMU_TR_RESPONSE_FAULT BIT_ULL(0) |
| 263 | #define RISCV_IOMMU_TR_RESPONSE_S BIT_ULL(9) |
| 264 | #define RISCV_IOMMU_TR_RESPONSE_PPN RISCV_IOMMU_PPN_FIELD |
| 265 | |
| 266 | /* 5.27 Interrupt cause to vector (64bits) */ |
| 267 | #define RISCV_IOMMU_REG_ICVEC 0x02F8 |
| 268 | #define RISCV_IOMMU_ICVEC_CIV GENMASK_ULL(3, 0) |
| 269 | #define RISCV_IOMMU_ICVEC_FIV GENMASK_ULL(7, 4) |
| 270 | #define RISCV_IOMMU_ICVEC_PMIV GENMASK_ULL(11, 8) |
| 271 | #define RISCV_IOMMU_ICVEC_PIV GENMASK_ULL(15, 12) |
| 272 | |
| 273 | /* 5.28 MSI Configuration table (32 * 64bits) */ |
| 274 | #define RISCV_IOMMU_REG_MSI_CONFIG 0x0300 |
| 275 | |
| 276 | #define RISCV_IOMMU_REG_SIZE 0x1000 |
| 277 | |
| 278 | #define RISCV_IOMMU_DDTE_VALID BIT_ULL(0) |
| 279 | #define RISCV_IOMMU_DDTE_PPN RISCV_IOMMU_PPN_FIELD |
| 280 | |
| 281 | /* Struct riscv_iommu_dc - Device Context - section 2.1 */ |
| 282 | struct riscv_iommu_dc { |
| 283 | uint64_t tc; |
| 284 | uint64_t iohgatp; |
| 285 | uint64_t ta; |
| 286 | uint64_t fsc; |
| 287 | uint64_t msiptp; |
| 288 | uint64_t msi_addr_mask; |
| 289 | uint64_t msi_addr_pattern; |
| 290 | uint64_t _reserved; |
| 291 | }; |
| 292 | |
| 293 | /* Translation control fields */ |
| 294 | #define RISCV_IOMMU_DC_TC_V BIT_ULL(0) |
| 295 | #define RISCV_IOMMU_DC_TC_EN_ATS BIT_ULL(1) |
| 296 | #define RISCV_IOMMU_DC_TC_EN_PRI BIT_ULL(2) |
| 297 | #define RISCV_IOMMU_DC_TC_T2GPA BIT_ULL(3) |
| 298 | #define RISCV_IOMMU_DC_TC_DTF BIT_ULL(4) |
| 299 | #define RISCV_IOMMU_DC_TC_PDTV BIT_ULL(5) |
| 300 | #define RISCV_IOMMU_DC_TC_PRPR BIT_ULL(6) |
| 301 | #define RISCV_IOMMU_DC_TC_GADE BIT_ULL(7) |
| 302 | #define RISCV_IOMMU_DC_TC_SADE BIT_ULL(8) |
| 303 | #define RISCV_IOMMU_DC_TC_DPE BIT_ULL(9) |
| 304 | #define RISCV_IOMMU_DC_TC_SBE BIT_ULL(10) |
| 305 | #define RISCV_IOMMU_DC_TC_SXL BIT_ULL(11) |
| 306 | |
| 307 | /* Second-stage (aka G-stage) context fields */ |
| 308 | #define RISCV_IOMMU_DC_IOHGATP_PPN RISCV_IOMMU_ATP_PPN_FIELD |
| 309 | #define RISCV_IOMMU_DC_IOHGATP_GSCID GENMASK_ULL(59, 44) |
| 310 | #define RISCV_IOMMU_DC_IOHGATP_MODE RISCV_IOMMU_ATP_MODE_FIELD |
| 311 | |
| 312 | #define RISCV_IOMMU_DC_TC_RESERVED (GENMASK_ULL(23, 12) \ |
| 313 | | GENMASK_ULL(63, 32)) |
| 314 | |
| 315 | enum riscv_iommu_dc_iohgatp_modes { |
| 316 | RISCV_IOMMU_DC_IOHGATP_MODE_BARE = 0, |
| 317 | RISCV_IOMMU_DC_IOHGATP_MODE_SV32X4 = 8, |
| 318 | RISCV_IOMMU_DC_IOHGATP_MODE_SV39X4 = 8, |
| 319 | RISCV_IOMMU_DC_IOHGATP_MODE_SV48X4 = 9, |
| 320 | RISCV_IOMMU_DC_IOHGATP_MODE_SV57X4 = 10 |
| 321 | }; |
| 322 | |
| 323 | /* Translation attributes fields */ |
| 324 | #define RISCV_IOMMU_DC_TA_PSCID GENMASK_ULL(31, 12) |
| 325 | |
| 326 | /* First-stage context fields */ |
| 327 | #define RISCV_IOMMU_DC_FSC_PPN RISCV_IOMMU_ATP_PPN_FIELD |
| 328 | #define RISCV_IOMMU_DC_FSC_MODE RISCV_IOMMU_ATP_MODE_FIELD |
| 329 | |
| 330 | /* Generic I/O MMU command structure - check section 3.1 */ |
| 331 | struct riscv_iommu_command { |
| 332 | uint64_t dword0; |
| 333 | uint64_t dword1; |
| 334 | }; |
| 335 | |
| 336 | #define RISCV_IOMMU_CMD_OPCODE GENMASK_ULL(6, 0) |
| 337 | #define RISCV_IOMMU_CMD_FUNC GENMASK_ULL(9, 7) |
| 338 | |
| 339 | #define RISCV_IOMMU_CMD_IOTINVAL_OPCODE 1 |
| 340 | #define RISCV_IOMMU_CMD_IOTINVAL_FUNC_VMA 0 |
| 341 | #define RISCV_IOMMU_CMD_IOTINVAL_FUNC_GVMA 1 |
| 342 | #define RISCV_IOMMU_CMD_IOTINVAL_AV BIT_ULL(10) |
| 343 | #define RISCV_IOMMU_CMD_IOTINVAL_PSCID GENMASK_ULL(31, 12) |
| 344 | #define RISCV_IOMMU_CMD_IOTINVAL_PSCV BIT_ULL(32) |
| 345 | #define RISCV_IOMMU_CMD_IOTINVAL_GV BIT_ULL(33) |
| 346 | #define RISCV_IOMMU_CMD_IOTINVAL_GSCID GENMASK_ULL(59, 44) |
| 347 | |
| 348 | #define RISCV_IOMMU_CMD_IOFENCE_OPCODE 2 |
| 349 | #define RISCV_IOMMU_CMD_IOFENCE_FUNC_C 0 |
| 350 | #define RISCV_IOMMU_CMD_IOFENCE_AV BIT_ULL(10) |
| 351 | #define RISCV_IOMMU_CMD_IOFENCE_RESERVED GENMASK_ULL(31, 14) |
| 352 | #define RISCV_IOMMU_CMD_IOFENCE_DATA GENMASK_ULL(63, 32) |
| 353 | |
| 354 | #define RISCV_IOMMU_CMD_IODIR_OPCODE 3 |
| 355 | #define RISCV_IOMMU_CMD_IODIR_FUNC_INVAL_DDT 0 |
| 356 | #define RISCV_IOMMU_CMD_IODIR_FUNC_INVAL_PDT 1 |
| 357 | #define RISCV_IOMMU_CMD_IODIR_PID GENMASK_ULL(31, 12) |
| 358 | #define RISCV_IOMMU_CMD_IODIR_DV BIT_ULL(33) |
| 359 | #define RISCV_IOMMU_CMD_IODIR_DID GENMASK_ULL(63, 40) |
| 360 | |
| 361 | /* 3.1.4 I/O MMU PCIe ATS */ |
| 362 | #define RISCV_IOMMU_CMD_ATS_OPCODE 4 |
| 363 | #define RISCV_IOMMU_CMD_ATS_FUNC_INVAL 0 |
| 364 | #define RISCV_IOMMU_CMD_ATS_FUNC_PRGR 1 |
| 365 | #define RISCV_IOMMU_CMD_ATS_PID GENMASK_ULL(31, 12) |
| 366 | #define RISCV_IOMMU_CMD_ATS_PV BIT_ULL(32) |
| 367 | #define RISCV_IOMMU_CMD_ATS_DSV BIT_ULL(33) |
| 368 | #define RISCV_IOMMU_CMD_ATS_RID GENMASK_ULL(55, 40) |
| 369 | #define RISCV_IOMMU_CMD_ATS_DSEG GENMASK_ULL(63, 56) |
| 370 | /* dword1 is the ATS payload, two different payload types for INVAL and PRGR */ |
| 371 | |
| 372 | /* ATS.PRGR payload */ |
| 373 | #define RISCV_IOMMU_CMD_ATS_PRGR_RESP_CODE GENMASK_ULL(47, 44) |
| 374 | |
| 375 | enum riscv_iommu_dc_fsc_atp_modes { |
| 376 | RISCV_IOMMU_DC_FSC_MODE_BARE = 0, |
| 377 | RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV32 = 8, |
| 378 | RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV39 = 8, |
| 379 | RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV48 = 9, |
| 380 | RISCV_IOMMU_DC_FSC_IOSATP_MODE_SV57 = 10, |
| 381 | RISCV_IOMMU_DC_FSC_PDTP_MODE_PD8 = 1, |
| 382 | RISCV_IOMMU_DC_FSC_PDTP_MODE_PD17 = 2, |
| 383 | RISCV_IOMMU_DC_FSC_PDTP_MODE_PD20 = 3 |
| 384 | }; |
| 385 | |
| 386 | enum riscv_iommu_fq_causes { |
| 387 | RISCV_IOMMU_FQ_CAUSE_INST_FAULT = 1, |
| 388 | RISCV_IOMMU_FQ_CAUSE_RD_ADDR_MISALIGNED = 4, |
| 389 | RISCV_IOMMU_FQ_CAUSE_RD_FAULT = 5, |
| 390 | RISCV_IOMMU_FQ_CAUSE_WR_ADDR_MISALIGNED = 6, |
| 391 | RISCV_IOMMU_FQ_CAUSE_WR_FAULT = 7, |
| 392 | RISCV_IOMMU_FQ_CAUSE_INST_FAULT_S = 12, |
| 393 | RISCV_IOMMU_FQ_CAUSE_RD_FAULT_S = 13, |
| 394 | RISCV_IOMMU_FQ_CAUSE_WR_FAULT_S = 15, |
| 395 | RISCV_IOMMU_FQ_CAUSE_INST_FAULT_VS = 20, |
| 396 | RISCV_IOMMU_FQ_CAUSE_RD_FAULT_VS = 21, |
| 397 | RISCV_IOMMU_FQ_CAUSE_WR_FAULT_VS = 23, |
| 398 | RISCV_IOMMU_FQ_CAUSE_DMA_DISABLED = 256, |
| 399 | RISCV_IOMMU_FQ_CAUSE_DDT_LOAD_FAULT = 257, |
| 400 | RISCV_IOMMU_FQ_CAUSE_DDT_INVALID = 258, |
| 401 | RISCV_IOMMU_FQ_CAUSE_DDT_MISCONFIGURED = 259, |
| 402 | RISCV_IOMMU_FQ_CAUSE_TTYPE_BLOCKED = 260, |
| 403 | RISCV_IOMMU_FQ_CAUSE_MSI_LOAD_FAULT = 261, |
| 404 | RISCV_IOMMU_FQ_CAUSE_MSI_INVALID = 262, |
| 405 | RISCV_IOMMU_FQ_CAUSE_MSI_MISCONFIGURED = 263, |
| 406 | RISCV_IOMMU_FQ_CAUSE_MRIF_FAULT = 264, |
| 407 | RISCV_IOMMU_FQ_CAUSE_PDT_LOAD_FAULT = 265, |
| 408 | RISCV_IOMMU_FQ_CAUSE_PDT_INVALID = 266, |
| 409 | RISCV_IOMMU_FQ_CAUSE_PDT_MISCONFIGURED = 267, |
| 410 | RISCV_IOMMU_FQ_CAUSE_DDT_CORRUPTED = 268, |
| 411 | RISCV_IOMMU_FQ_CAUSE_PDT_CORRUPTED = 269, |
| 412 | RISCV_IOMMU_FQ_CAUSE_MSI_PT_CORRUPTED = 270, |
| 413 | RISCV_IOMMU_FQ_CAUSE_MRIF_CORRUIPTED = 271, |
| 414 | RISCV_IOMMU_FQ_CAUSE_INTERNAL_DP_ERROR = 272, |
| 415 | RISCV_IOMMU_FQ_CAUSE_MSI_WR_FAULT = 273, |
| 416 | RISCV_IOMMU_FQ_CAUSE_PT_CORRUPTED = 274 |
| 417 | }; |
| 418 | |
| 419 | /* MSI page table pointer */ |
| 420 | #define RISCV_IOMMU_DC_MSIPTP_PPN RISCV_IOMMU_ATP_PPN_FIELD |
| 421 | #define RISCV_IOMMU_DC_MSIPTP_MODE RISCV_IOMMU_ATP_MODE_FIELD |
| 422 | #define RISCV_IOMMU_DC_MSIPTP_MODE_OFF 0 |
| 423 | #define RISCV_IOMMU_DC_MSIPTP_MODE_FLAT 1 |
| 424 | |
| 425 | /* 2.2 Process Directory Table */ |
| 426 | #define RISCV_IOMMU_PDTE_VALID BIT_ULL(0) |
| 427 | #define RISCV_IOMMU_PDTE_PPN RISCV_IOMMU_PPN_FIELD |
| 428 | |
| 429 | /* Translation attributes fields */ |
| 430 | #define RISCV_IOMMU_PC_TA_V BIT_ULL(0) |
| 431 | #define RISCV_IOMMU_PC_TA_RESERVED GENMASK_ULL(63, 32) |
| 432 | |
| 433 | /* First stage context fields */ |
| 434 | #define RISCV_IOMMU_PC_FSC_PPN RISCV_IOMMU_ATP_PPN_FIELD |
| 435 | #define RISCV_IOMMU_PC_FSC_RESERVED GENMASK_ULL(59, 44) |
| 436 | |
| 437 | enum riscv_iommu_fq_ttypes { |
| 438 | RISCV_IOMMU_FQ_TTYPE_NONE = 0, |
| 439 | RISCV_IOMMU_FQ_TTYPE_UADDR_INST_FETCH = 1, |
| 440 | RISCV_IOMMU_FQ_TTYPE_UADDR_RD = 2, |
| 441 | RISCV_IOMMU_FQ_TTYPE_UADDR_WR = 3, |
| 442 | RISCV_IOMMU_FQ_TTYPE_TADDR_INST_FETCH = 5, |
| 443 | RISCV_IOMMU_FQ_TTYPE_TADDR_RD = 6, |
| 444 | RISCV_IOMMU_FQ_TTYPE_TADDR_WR = 7, |
| 445 | RISCV_IOMMU_FQ_TTYPE_PCIE_ATS_REQ = 8, |
| 446 | RISCV_IOMMU_FW_TTYPE_PCIE_MSG_REQ = 9, |
| 447 | }; |
| 448 | |
| 449 | /* |
| 450 | * struct riscv_iommu_msi_pte - MSI Page Table Entry |
| 451 | */ |
| 452 | struct riscv_iommu_msi_pte { |
| 453 | uint64_t pte; |
| 454 | uint64_t mrif_info; |
| 455 | }; |
| 456 | |
| 457 | /* Fields on pte */ |
| 458 | #define RISCV_IOMMU_MSI_PTE_V BIT_ULL(0) |
| 459 | #define RISCV_IOMMU_MSI_PTE_M GENMASK_ULL(2, 1) |
| 460 | |
| 461 | #define RISCV_IOMMU_MSI_PTE_M_MRIF 1 |
| 462 | #define RISCV_IOMMU_MSI_PTE_M_BASIC 3 |
| 463 | |
| 464 | /* When M == 1 (MRIF mode) */ |
| 465 | #define RISCV_IOMMU_MSI_PTE_MRIF_ADDR GENMASK_ULL(53, 7) |
| 466 | /* When M == 3 (basic mode) */ |
| 467 | #define RISCV_IOMMU_MSI_PTE_PPN RISCV_IOMMU_PPN_FIELD |
| 468 | #define RISCV_IOMMU_MSI_PTE_C BIT_ULL(63) |
| 469 | |
| 470 | /* Fields on mrif_info */ |
| 471 | #define RISCV_IOMMU_MSI_MRIF_NID GENMASK_ULL(9, 0) |
| 472 | #define RISCV_IOMMU_MSI_MRIF_NPPN RISCV_IOMMU_PPN_FIELD |
| 473 | #define RISCV_IOMMU_MSI_MRIF_NID_MSB BIT_ULL(60) |
| 474 | |
| 475 | #endif /* _RISCV_IOMMU_BITS_H_ */ |