master
dts 167 lines 3.36 KB
Raw
1 /*
2 * QEMU Pegasos2 Device Tree Source
3 *
4 * Copyright 2025 BALATON Zoltan
5 * SPDX-License-Identifier: GPL-2.0-or-later
6 *
7 * This is partial source, more info will be filled in by board code.
8 */
9
10 /dts-v1/;
11
12 / {
13 #address-cells = <1>;
14 device_type = "chrp";
15 model = "Pegasos2";
16 revision = "2B";
17 CODEGEN,vendor = "bplan GmbH";
18 CODEGEN,board = "Pegasos2";
19 CODEGEN,description = "Pegasos CHRP PowerPC System";
20
21 openprom {
22 model = "Pegasos2,1.1";
23 };
24
25 chosen {
26 };
27
28 memory@0 {
29 device_type = "memory";
30 reg = <0 0>;
31 };
32
33 cpus {
34 #size-cells = <0>;
35 #address-cells = <1>;
36 #cpus = <1>;
37 };
38
39 rtas {
40 rtas-version = <1>;
41 rtas-size = <20>;
42 rtas-display-device = <0>;
43 rtas-event-scan-rate = <0>;
44 rtas-error-log-max = <0>;
45 restart-rtas = <0>;
46 nvram-fetch = <1>;
47 nvram-store = <2>;
48 get-time-of-day = <3>;
49 set-time-of-day = <4>;
50 event-scan = <6>;
51 /* Pegasos2 firmware misspells check-exception */
52 check-execption = <7>;
53 read-pci-config = <8>;
54 write-pci-config = <9>;
55 display-character = <10>;
56 set-indicator = <11>;
57 power-off = <17>;
58 suspend = <18>;
59 hibernate = <19>;
60 system-reboot = <20>;
61 };
62
63 failsafe {
64 device_type = "serial";
65 };
66
67 pci@80000000 {
68 device_type = "pci";
69 #address-cells = <3>;
70 #size-cells = <2>;
71 clock-frequency = <33333333>;
72 ranges = <0x01000000 0 0x00000000 0xfe000000 0 0x00010000
73 0x02000000 0 0x80000000 0x80000000 0 0x40000000>;
74 8259-interrupt-acknowledge = <0xf1000cb4>;
75 reg = <0x80000000 0x40000000>;
76 pci-bridge-number = <0>;
77 bus-range = <0 0>;
78
79 isa@c {
80 vendor-id = <0x1106>;
81 device-id = <0x8231>;
82 revision-id = <0x10>;
83 class-code = <0x60100>;
84 /* Pegasos firmware has subsystem-id and
85 subsystem-vendor-id swapped */
86 subsystem-id = <0x1af4>;
87 subsystem-vendor-id = <0x1100>;
88 reg = <0x6000 0 0 0 0>;
89 device_type = "isa";
90 #address-cells = <2>;
91 #size-cells = <1>;
92 eisa-slots = <0>;
93 clock-frequency = <8333333>;
94 slot-names = <0>;
95
96 serial@i2f8 {
97 device_type = "serial";
98 reg = <1 0x2f8 8>;
99 interrupts = <3 0>;
100 clock-frequency = <1843200>;
101 compatible = "pnpPNP,501";
102 };
103
104 8042@i60 {
105 device_type = "";
106 reg = <1 0x60 5>;
107 clock-frequency = <0>;
108 compatible = "chrp,8042";
109 interrupt-controller = "";
110 #address-cells = <1>;
111 #size-cells = <0>;
112 #interrupt-cells = <2>;
113
114 };
115
116 keyboard@i60 {
117 device_type = "keyboard";
118 reg = <1 0x60 5>;
119 interrupts = <1 0>;
120 compatible = "pnpPNP,303";
121 };
122
123 rtc@i70 {
124 device_type = "rtc";
125 reg = <1 0x70 2>;
126 interrupts = <8 0>;
127 clock-frequency = <0>;
128 compatible = "ds1385-rtc";
129 };
130
131 timer@i40 {
132 device_type = "timer";
133 reg = <1 0x40 8>;
134 clock-frequency = <0>;
135 compatible = "pnpPNP,100";
136 };
137
138 fdc@i3f0 {
139 device_type = "fdc";
140 reg = <1 0x3f0 8>;
141 interrupts = <6 0>;
142 clock-frequency = <0>;
143 compatible = "pnpPNP,700";
144 };
145
146 lpt@i3bc {
147 device_type = "lpt";
148 reg = <1 0x3bc 8>;
149 interrupts = <7 0>;
150 clock-frequency = <0>;
151 compatible = "pnpPNP,400";
152 };
153 };
154 };
155
156 pci@c0000000 {
157 device_type = "pci";
158 #address-cells = <3>;
159 #size-cells = <2>;
160 clock-frequency = <66666666>;
161 ranges = <0x01000000 0 0x00000000 0xf8000000 0 0x00010000
162 0x02000000 0 0xc0000000 0xc0000000 0 0x20000000>;
163 reg = <0xc0000000 0x20000000>;
164 pci-bridge-number = <1>;
165 bus-range = <0 0>;
166 };
167 };