master
build 35 lines 1.03 KB
Raw
1 # FIXME extra_args should accept files()
2 gen = [
3 decodetree.process('insn16.decode', extra_args: ['--static-decode=decode_insn16', '--insnwidth=16']),
4 decodetree.process('insn32.decode', extra_args: '--static-decode=decode_insn32'),
5 decodetree.process('xthead.decode', extra_args: '--static-decode=decode_xthead'),
6 decodetree.process('XVentanaCondOps.decode', extra_args: '--static-decode=decode_XVentanaCodeOps'),
7 decodetree.process('xmips.decode', extra_args: '--static-decode=decode_xmips'),
8 decodetree.process('xlrbr.decode', extra_args: '--static-decode=decode_xlrbr'),
9 ]
10
11 riscv_ss = ss.source_set()
12 riscv_ss.add(gen)
13
14 riscv_ss.add(when: 'CONFIG_ARM_COMPATIBLE_SEMIHOSTING',
15 if_true: files('common-semi-target.c'))
16
17 riscv_ss.add(files(
18 'cpu.c',
19 'gdbstub.c',
20 ))
21
22 riscv_system_ss = ss.source_set()
23 riscv_system_ss.add(files(
24 'arch_dump.c',
25 'monitor.c',
26 'machine.c',
27 'time_helper.c',
28 'riscv-qmp-cmds.c',
29 ))
30
31 subdir('tcg')
32 subdir('kvm')
33
34 target_arch += {'riscv': riscv_ss}
35 target_system_arch += {'riscv': riscv_system_ss}