@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.64 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32B
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0xEDB88320";
24 char *instruction_name = "CRC32B";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0x0000000000ffffffULL, /* 0 */
33 0x000000002d02ef8dULL,
34 0x000000001bab0fd1ULL,
35 0x0000000036561fa3ULL,
36 0xffffffffbf1caddaULL,
37 0xffffffff92e1bda8ULL,
38 0x00000000278c7949ULL,
39 0x000000000a71693bULL,
40 0x000000002dfd1072ULL, /* 8 */
41 0x0000000000000000ULL,
42 0x0000000036a9e05cULL,
43 0x000000001b54f02eULL,
44 0xffffffff921e4257ULL,
45 0xffffffffbfe35225ULL,
46 0x000000000a8e96c4ULL,
47 0x00000000277386b6ULL,
48 0x000000001bfe5a84ULL, /* 16 */
49 0x0000000036034af6ULL,
50 0x0000000000aaaaaaULL,
51 0x000000002d57bad8ULL,
52 0xffffffffa41d08a1ULL,
53 0xffffffff89e018d3ULL,
54 0x000000003c8ddc32ULL,
55 0x000000001170cc40ULL,
56 0x0000000036fcb509ULL, /* 24 */
57 0x000000001b01a57bULL,
58 0x000000002da84527ULL,
59 0x0000000000555555ULL,
60 0xffffffff891fe72cULL,
61 0xffffffffa4e2f75eULL,
62 0x00000000118f33bfULL,
63 0x000000003c7223cdULL,
64 0xffffffffbf2f9ee9ULL, /* 32 */
65 0xffffffff92d28e9bULL,
66 0xffffffffa47b6ec7ULL,
67 0xffffffff89867eb5ULL,
68 0x0000000000ccccccULL,
69 0x000000002d31dcbeULL,
70 0xffffffff985c185fULL,
71 0xffffffffb5a1082dULL,
72 0xffffffff922d7164ULL, /* 40 */
73 0xffffffffbfd06116ULL,
74 0xffffffff8979814aULL,
75 0xffffffffa4849138ULL,
76 0x000000002dce2341ULL,
77 0x0000000000333333ULL,
78 0xffffffffb55ef7d2ULL,
79 0xffffffff98a3e7a0ULL,
80 0x0000000027fdbe55ULL, /* 48 */
81 0x000000000a00ae27ULL,
82 0x000000003ca94e7bULL,
83 0x0000000011545e09ULL,
84 0xffffffff981eec70ULL,
85 0xffffffffb5e3fc02ULL,
86 0x00000000008e38e3ULL,
87 0x000000002d732891ULL,
88 0x000000000aff51d8ULL, /* 56 */
89 0x00000000270241aaULL,
90 0x0000000011aba1f6ULL,
91 0x000000003c56b184ULL,
92 0xffffffffb51c03fdULL,
93 0xffffffff98e1138fULL,
94 0x000000002d8cd76eULL,
95 0x000000000071c71cULL,
96 0x0000000000286255ULL, /* 64 */
97 0x00000000784a5a65ULL,
98 0xffffffff9bdd0d3bULL,
99 0xffffffffe7e61ce5ULL,
100 0x00000000782fabf7ULL,
101 0x00000000004d93c7ULL,
102 0xffffffffe3dac499ULL,
103 0xffffffff9fe1d547ULL,
104 0xffffffff9b4ca0e5ULL, /* 72 */
105 0xffffffffe32e98d5ULL,
106 0x0000000000b9cf8bULL,
107 0x000000007c82de55ULL,
108 0xffffffffe7904f52ULL,
109 0xffffffff9ff27762ULL,
110 0x000000007c65203cULL,
111 0x00000000005e31e2ULL,
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32B(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32B(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }