@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.65 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32CB
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0x82F63B78";
24 char *instruction_name = "CRC32CB";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0x0000000000ffffffULL, /* 0 */
33 0xffffffffad7d5351ULL,
34 0x00000000647e6465ULL,
35 0xffffffffc9fcc8cbULL,
36 0x00000000237f7689ULL,
37 0xffffffff8efdda27ULL,
38 0xffffffff837defedULL,
39 0x000000002eff4343ULL,
40 0xffffffffad82acaeULL, /* 8 */
41 0x0000000000000000ULL,
42 0xffffffffc9033734ULL,
43 0x0000000064819b9aULL,
44 0xffffffff8e0225d8ULL,
45 0x0000000023808976ULL,
46 0x000000002e00bcbcULL,
47 0xffffffff83821012ULL,
48 0x00000000642b3130ULL, /* 16 */
49 0xffffffffc9a99d9eULL,
50 0x0000000000aaaaaaULL,
51 0xffffffffad280604ULL,
52 0x0000000047abb846ULL,
53 0xffffffffea2914e8ULL,
54 0xffffffffe7a92122ULL,
55 0x000000004a2b8d8cULL,
56 0xffffffffc9566261ULL, /* 24 */
57 0x0000000064d4cecfULL,
58 0xffffffffadd7f9fbULL,
59 0x0000000000555555ULL,
60 0xffffffffead6eb17ULL,
61 0x00000000475447b9ULL,
62 0x000000004ad47273ULL,
63 0xffffffffe756deddULL,
64 0x00000000234c45baULL, /* 32 */
65 0xffffffff8ecee914ULL,
66 0x0000000047cdde20ULL,
67 0xffffffffea4f728eULL,
68 0x0000000000ccccccULL,
69 0xffffffffad4e6062ULL,
70 0xffffffffa0ce55a8ULL,
71 0x000000000d4cf906ULL,
72 0xffffffff8e3116ebULL, /* 40 */
73 0x0000000023b3ba45ULL,
74 0xffffffffeab08d71ULL,
75 0x00000000473221dfULL,
76 0xffffffffadb19f9dULL,
77 0x0000000000333333ULL,
78 0x000000000db306f9ULL,
79 0xffffffffa031aa57ULL,
80 0xffffffff830c28f1ULL, /* 48 */
81 0x000000002e8e845fULL,
82 0xffffffffe78db36bULL,
83 0x000000004a0f1fc5ULL,
84 0xffffffffa08ca187ULL,
85 0x000000000d0e0d29ULL,
86 0x00000000008e38e3ULL,
87 0xffffffffad0c944dULL,
88 0x000000002e717ba0ULL, /* 56 */
89 0xffffffff83f3d70eULL,
90 0x000000004af0e03aULL,
91 0xffffffffe7724c94ULL,
92 0x000000000df1f2d6ULL,
93 0xffffffffa0735e78ULL,
94 0xffffffffadf36bb2ULL,
95 0x000000000071c71cULL,
96 0x0000000000286255ULL, /* 64 */
97 0xffffffffcbefd6b4ULL,
98 0xffffffffc334e94fULL,
99 0xffffffffac268ec5ULL,
100 0xffffffffcb8a2726ULL,
101 0x00000000004d93c7ULL,
102 0x000000000896ac3cULL,
103 0x000000006784cbb6ULL,
104 0xffffffffc3a54491ULL, /* 72 */
105 0x000000000862f070ULL,
106 0x0000000000b9cf8bULL,
107 0x000000006faba801ULL,
108 0xffffffffac50dd72ULL,
109 0x0000000067976993ULL,
110 0x000000006f4c5668ULL,
111 0x00000000005e31e2ULL,
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32CB(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32CB(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }