@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.65 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32CD
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0x82F63B78";
24 char *instruction_name = "CRC32CD";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0xffffffffb798b438ULL, /* 0 */
33 0xffffffffc44ff94dULL,
34 0xffffffff992a70ebULL,
35 0xffffffffeafd3d9eULL,
36 0x000000005152da26ULL,
37 0x0000000022859753ULL,
38 0x0000000015cb6d32ULL,
39 0x00000000661c2047ULL,
40 0x0000000073d74d75ULL, /* 8 */
41 0x0000000000000000ULL,
42 0x000000005d6589a6ULL,
43 0x000000002eb2c4d3ULL,
44 0xffffffff951d236bULL,
45 0xffffffffe6ca6e1eULL,
46 0xffffffffd184947fULL,
47 0xffffffffa253d90aULL,
48 0x0000000008f9ceacULL, /* 16 */
49 0x000000007b2e83d9ULL,
50 0x00000000264b0a7fULL,
51 0x00000000559c470aULL,
52 0xffffffffee33a0b2ULL,
53 0xffffffff9de4edc7ULL,
54 0xffffffffaaaa17a6ULL,
55 0xffffffffd97d5ad3ULL,
56 0xffffffffccb637e1ULL, /* 24 */
57 0xffffffffbf617a94ULL,
58 0xffffffffe204f332ULL,
59 0xffffffff91d3be47ULL,
60 0x000000002a7c59ffULL,
61 0x0000000059ab148aULL,
62 0x000000006ee5eeebULL,
63 0x000000001d32a39eULL,
64 0x0000000021e3b01bULL, /* 32 */
65 0x000000005234fd6eULL,
66 0x000000000f5174c8ULL,
67 0x000000007c8639bdULL,
68 0xffffffffc729de05ULL,
69 0xffffffffb4fe9370ULL,
70 0xffffffff83b06911ULL,
71 0xfffffffff0672464ULL,
72 0xffffffffe5ac4956ULL, /* 40 */
73 0xffffffff967b0423ULL,
74 0xffffffffcb1e8d85ULL,
75 0xffffffffb8c9c0f0ULL,
76 0x0000000003662748ULL,
77 0x0000000070b16a3dULL,
78 0x0000000047ff905cULL,
79 0x000000003428dd29ULL,
80 0xffffffffb89d59a6ULL, /* 48 */
81 0xffffffffcb4a14d3ULL,
82 0xffffffff962f9d75ULL,
83 0xffffffffe5f8d000ULL,
84 0x000000005e5737b8ULL,
85 0x000000002d807acdULL,
86 0x000000001ace80acULL,
87 0x000000006919cdd9ULL,
88 0x000000007cd2a0ebULL, /* 56 */
89 0x000000000f05ed9eULL,
90 0x0000000052606438ULL,
91 0x0000000021b7294dULL,
92 0xffffffff9a18cef5ULL,
93 0xffffffffe9cf8380ULL,
94 0xffffffffde8179e1ULL,
95 0xffffffffad563494ULL,
96 0x000000003a358bb3ULL, /* 64 */
97 0xffffffff975446ebULL,
98 0x0000000041d37ad6ULL,
99 0x000000004be84fe1ULL,
100 0xffffffff9671b1b3ULL,
101 0x000000003b107cebULL,
102 0xffffffffed9740d6ULL,
103 0xffffffffe7ac75e1ULL,
104 0xffffffffa1489696ULL, /* 72 */
105 0x000000000c295bceULL,
106 0xffffffffdaae67f3ULL,
107 0xffffffffd09552c4ULL,
108 0x0000000042bd7071ULL,
109 0xffffffffefdcbd29ULL,
110 0x00000000395b8114ULL,
111 0x000000003360b423ULL,
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32CD(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32CD(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }