@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.65 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32CH
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0x82F63B78";
24 char *instruction_name = "CRC32CH";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0x000000000000ffffULL, /* 0 */
33 0x000000000e9e77d2ULL,
34 0xfffffffff92eaa4bULL,
35 0xfffffffff7b02266ULL,
36 0x00000000571acc93ULL,
37 0x00000000598444beULL,
38 0xfffffffff1e6ca77ULL,
39 0xffffffffff78425aULL,
40 0x000000000e9e882dULL, /* 8 */
41 0x0000000000000000ULL,
42 0xfffffffff7b0dd99ULL,
43 0xfffffffff92e55b4ULL,
44 0x000000005984bb41ULL,
45 0x00000000571a336cULL,
46 0xffffffffff78bda5ULL,
47 0xfffffffff1e63588ULL,
48 0xfffffffff92eff1eULL, /* 16 */
49 0xfffffffff7b07733ULL,
50 0x000000000000aaaaULL,
51 0x000000000e9e2287ULL,
52 0xffffffffae34cc72ULL,
53 0xffffffffa0aa445fULL,
54 0x0000000008c8ca96ULL,
55 0x00000000065642bbULL,
56 0xfffffffff7b088ccULL, /* 24 */
57 0xfffffffff92e00e1ULL,
58 0x000000000e9edd78ULL,
59 0x0000000000005555ULL,
60 0xffffffffa0aabba0ULL,
61 0xffffffffae34338dULL,
62 0x000000000656bd44ULL,
63 0x0000000008c83569ULL,
64 0x00000000571affa0ULL, /* 32 */
65 0x000000005984778dULL,
66 0xffffffffae34aa14ULL,
67 0xffffffffa0aa2239ULL,
68 0x000000000000ccccULL,
69 0x000000000e9e44e1ULL,
70 0xffffffffa6fcca28ULL,
71 0xffffffffa8624205ULL,
72 0x0000000059848872ULL, /* 40 */
73 0x00000000571a005fULL,
74 0xffffffffa0aaddc6ULL,
75 0xffffffffae3455ebULL,
76 0x000000000e9ebb1eULL,
77 0x0000000000003333ULL,
78 0xffffffffa862bdfaULL,
79 0xffffffffa6fc35d7ULL,
80 0xfffffffff1e6bbb0ULL, /* 48 */
81 0xffffffffff78339dULL,
82 0x0000000008c8ee04ULL,
83 0x0000000006566629ULL,
84 0xffffffffa6fc88dcULL,
85 0xffffffffa86200f1ULL,
86 0x0000000000008e38ULL,
87 0x000000000e9e0615ULL,
88 0xffffffffff78cc62ULL, /* 56 */
89 0xfffffffff1e6444fULL,
90 0x00000000065699d6ULL,
91 0x0000000008c811fbULL,
92 0xffffffffa862ff0eULL,
93 0xffffffffa6fc7723ULL,
94 0x000000000e9ef9eaULL,
95 0x00000000000071c7ULL,
96 0x0000000000002862ULL, /* 64 */
97 0x000000001190c4cfULL,
98 0x000000007b7fdbbeULL,
99 0xffffffff9204da99ULL,
100 0x000000001190a13eULL,
101 0x0000000000004d93ULL,
102 0x000000006aef52e2ULL,
103 0xffffffff839453c5ULL,
104 0x000000007b7f4a13ULL, /* 72 */
105 0x000000006aefa6beULL,
106 0x000000000000b9cfULL,
107 0xffffffffe97bb8e8ULL,
108 0xffffffff9204accaULL,
109 0xffffffff83944067ULL,
110 0xffffffffe97b5f16ULL,
111 0x0000000000005e31ULL,
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32CH(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32CH(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }