@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.64 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32D
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0xEDB88320";
24 char *instruction_name = "CRC32D";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0xffffffffdebb20e3ULL, /* 0 */
33 0x0000000044660075ULL,
34 0x000000001e20c2aeULL,
35 0xffffffff84fde238ULL,
36 0x00000000281d7ce7ULL,
37 0xffffffffb2c05c71ULL,
38 0xffffffffd660a024ULL,
39 0x000000004cbd80b2ULL,
40 0xffffffff9add2096ULL, /* 8 */
41 0x0000000000000000ULL,
42 0x000000005a46c2dbULL,
43 0xffffffffc09be24dULL,
44 0x000000006c7b7c92ULL,
45 0xfffffffff6a65c04ULL,
46 0xffffffff9206a051ULL,
47 0x0000000008db80c7ULL,
48 0x000000005449dd0fULL, /* 16 */
49 0xffffffffce94fd99ULL,
50 0xffffffff94d23f42ULL,
51 0x000000000e0f1fd4ULL,
52 0xffffffffa2ef810bULL,
53 0x000000003832a19dULL,
54 0x000000005c925dc8ULL,
55 0xffffffffc64f7d5eULL,
56 0x00000000102fdd7aULL, /* 24 */
57 0xffffffff8af2fdecULL,
58 0xffffffffd0b43f37ULL,
59 0x000000004a691fa1ULL,
60 0xffffffffe689817eULL,
61 0x000000007c54a1e8ULL,
62 0x0000000018f45dbdULL,
63 0xffffffff82297d2bULL,
64 0xffffffffa7157447ULL, /* 32 */
65 0x000000003dc854d1ULL,
66 0x00000000678e960aULL,
67 0xfffffffffd53b69cULL,
68 0x0000000051b32843ULL,
69 0xffffffffcb6e08d5ULL,
70 0xffffffffafcef480ULL,
71 0x000000003513d416ULL,
72 0xffffffffe3737432ULL, /* 40 */
73 0x0000000079ae54a4ULL,
74 0x0000000023e8967fULL,
75 0xffffffffb935b6e9ULL,
76 0x0000000015d52836ULL,
77 0xffffffff8f0808a0ULL,
78 0xffffffffeba8f4f5ULL,
79 0x000000007175d463ULL,
80 0x000000007a6adc3eULL, /* 48 */
81 0xffffffffe0b7fca8ULL,
82 0xffffffffbaf13e73ULL,
83 0x00000000202c1ee5ULL,
84 0xffffffff8ccc803aULL,
85 0x000000001611a0acULL,
86 0x0000000072b15cf9ULL,
87 0xffffffffe86c7c6fULL,
88 0x000000003e0cdc4bULL, /* 56 */
89 0xffffffffa4d1fcddULL,
90 0xfffffffffe973e06ULL,
91 0x00000000644a1e90ULL,
92 0xffffffffc8aa804fULL,
93 0x000000005277a0d9ULL,
94 0x0000000036d75c8cULL,
95 0xffffffffac0a7c1aULL,
96 0xffffffffed857593ULL, /* 64 */
97 0xffffffffe0b6f95fULL,
98 0x00000000253b462cULL,
99 0xffffffffe15579b9ULL,
100 0x0000000074897c83ULL,
101 0x0000000079baf04fULL,
102 0xffffffffbc374f3cULL,
103 0x00000000785970a9ULL,
104 0xffffffffa6bae0a9ULL, /* 72 */
105 0xffffffffab896c65ULL,
106 0x000000006e04d316ULL,
107 0xffffffffaa6aec83ULL,
108 0x000000005ae171feULL,
109 0x0000000057d2fd32ULL,
110 0xffffffff925f4241ULL,
111 0x0000000056317dd4ULL,
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32D(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32D(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }