@samitouri / QOSamiQemu
Code Commits Issues Pulls Sessions CI/CD
master
master
c 142 lines 4.64 KB
Raw
1 /*
2 * Test program for MIPS64R6 instruction CRC32H
3 *
4 * Copyright (C) 2019 Wave Computing, Inc.
5 * Copyright (C) 2019 Aleksandar Markovic <amarkovic@wavecomp.com>
6 * Copyright (C) 2025 Aleksandar Rakic <aleksandar.rakic@htecgroup.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0-or-later
9 */
10
11 #include <sys/time.h>
12 #include <stdint.h>
13
14 #include "../../../../include/wrappers_mips64r6.h"
15 #include "../../../../include/test_inputs_64.h"
16 #include "../../../../include/test_utils_64.h"
17
18 #define TEST_COUNT_TOTAL (PATTERN_INPUTS_64_COUNT + RANDOM_INPUTS_64_COUNT)
19
20 int32_t main(void)
21 {
22 char *isa_ase_name = "mips64r6";
23 char *group_name = "CRC with reversed polynomial 0xEDB88320";
24 char *instruction_name = "CRC32H";
25 int32_t ret;
26 uint32_t i, j;
27 struct timeval start, end;
28 double elapsed_time;
29
30 uint64_t b64_result[TEST_COUNT_TOTAL];
31 uint64_t b64_expect[TEST_COUNT_TOTAL] = {
32 0x000000000000ffffULL, /* 0 */
33 0xffffffffbe2612ffULL,
34 0xffffffffdccda6c0ULL,
35 0x0000000062eb4bc0ULL,
36 0x000000004bbbc8eaULL,
37 0xfffffffff59d25eaULL,
38 0x0000000022259ac0ULL,
39 0xffffffff9c0377c0ULL,
40 0xffffffffbe26ed00ULL, /* 8 */
41 0x0000000000000000ULL,
42 0x0000000062ebb43fULL,
43 0xffffffffdccd593fULL,
44 0xfffffffff59dda15ULL,
45 0x000000004bbb3715ULL,
46 0xffffffff9c03883fULL,
47 0x000000002225653fULL,
48 0xffffffffdccdf395ULL, /* 16 */
49 0x0000000062eb1e95ULL,
50 0x000000000000aaaaULL,
51 0xffffffffbe2647aaULL,
52 0xffffffff9776c480ULL,
53 0x0000000029502980ULL,
54 0xfffffffffee896aaULL,
55 0x0000000040ce7baaULL,
56 0x0000000062ebe16aULL, /* 24 */
57 0xffffffffdccd0c6aULL,
58 0xffffffffbe26b855ULL,
59 0x0000000000005555ULL,
60 0x000000002950d67fULL,
61 0xffffffff97763b7fULL,
62 0x0000000040ce8455ULL,
63 0xfffffffffee86955ULL,
64 0x000000004bbbfbd9ULL, /* 32 */
65 0xfffffffff59d16d9ULL,
66 0xffffffff9776a2e6ULL,
67 0x0000000029504fe6ULL,
68 0x000000000000ccccULL,
69 0xffffffffbe2621ccULL,
70 0x00000000699e9ee6ULL,
71 0xffffffffd7b873e6ULL,
72 0xfffffffff59de926ULL, /* 40 */
73 0x000000004bbb0426ULL,
74 0x000000002950b019ULL,
75 0xffffffff97765d19ULL,
76 0xffffffffbe26de33ULL,
77 0x0000000000003333ULL,
78 0xffffffffd7b88c19ULL,
79 0x00000000699e6119ULL,
80 0x000000002225eb07ULL, /* 48 */
81 0xffffffff9c030607ULL,
82 0xfffffffffee8b238ULL,
83 0x0000000040ce5f38ULL,
84 0x00000000699edc12ULL,
85 0xffffffffd7b83112ULL,
86 0x0000000000008e38ULL,
87 0xffffffffbe266338ULL,
88 0xffffffff9c03f9f8ULL, /* 56 */
89 0x00000000222514f8ULL,
90 0x0000000040cea0c7ULL,
91 0xfffffffffee84dc7ULL,
92 0xffffffffd7b8ceedULL,
93 0x00000000699e23edULL,
94 0xffffffffbe269cc7ULL,
95 0x00000000000071c7ULL,
96 0x0000000000002862ULL, /* 64 */
97 0x0000000026a17af6ULL,
98 0xffffffffaa919152ULL,
99 0xffffffffcb865590ULL,
100 0x0000000026a11f07ULL,
101 0x0000000000004d93ULL,
102 0xffffffff8c30a637ULL,
103 0xffffffffed2762f5ULL,
104 0xffffffffaa9100ffULL, /* 72 */
105 0xffffffff8c30526bULL,
106 0x000000000000b9cfULL,
107 0x0000000061177d0dULL,
108 0xffffffffcb8623c3ULL,
109 0xffffffffed277157ULL,
110 0x0000000061179af3ULL,
111 0x0000000000005e31ULL
112 };
113
114 gettimeofday(&start, NULL);
115
116 for (i = 0; i < PATTERN_INPUTS_64_SHORT_COUNT; i++) {
117 for (j = 0; j < PATTERN_INPUTS_64_SHORT_COUNT; j++) {
118 do_mips64r6_CRC32H(b64_pattern + i, b64_pattern + j,
119 b64_result + (PATTERN_INPUTS_64_SHORT_COUNT * i + j));
120 }
121 }
122
123 for (i = 0; i < RANDOM_INPUTS_64_SHORT_COUNT; i++) {
124 for (j = 0; j < RANDOM_INPUTS_64_SHORT_COUNT; j++) {
125 do_mips64r6_CRC32H(b64_random + i, b64_random + j,
126 b64_result + (((PATTERN_INPUTS_64_SHORT_COUNT) *
127 (PATTERN_INPUTS_64_SHORT_COUNT)) +
128 RANDOM_INPUTS_64_SHORT_COUNT * i + j));
129 }
130 }
131
132 gettimeofday(&end, NULL);
133
134 elapsed_time = (end.tv_sec - start.tv_sec) * 1000.0;
135 elapsed_time += (end.tv_usec - start.tv_usec) / 1000.0;
136
137 ret = check_results_64(isa_ase_name, group_name, instruction_name,
138 TEST_COUNT_TOTAL, elapsed_time, b64_result,
139 b64_expect);
140
141 return ret;
142 }