target/riscv: Replace MO_TE by mo_endian (Zalasr extension)
Replace compile-time MO_TE evaluation by runtime mo_endian() one, which expand target endianness from DisasContext. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20260318103122.97244-14-philmd@linaro.org> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Philippe Mathieu-Daudé committed
Mar 18, 2026 at 11:31 UTC
9aa565e744d36f2e5552ff92fd1f3bf34624a9d4
1 file changed
+2
-2
target/riscv/insn_trans/trans_rvzalasr.c.inc
+2
-2
@@ -29,7 +29,7 @@ static bool gen_load_acquire(DisasContext *ctx, arg_lb_aqrl *a, MemOp memop)
29
return false;
30
}
31
32
- memop |= MO_ALIGN | MO_TE;
32
+ memop |= MO_ALIGN | mo_endian(ctx);
33
memop |= (ctx->cfg_ptr->ext_zama16b) ? MO_ATOM_WITHIN16 : 0;
34
35
tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, memop);
@@ -79,7 +79,7 @@ static bool gen_store_release(DisasContext *ctx, arg_sb_aqrl *a, MemOp memop)
79
return false;
80
}
81
82
- memop |= MO_ALIGN | MO_TE;
82
+ memop |= MO_ALIGN | mo_endian(ctx);
83
memop |= (ctx->cfg_ptr->ext_zama16b) ? MO_ATOM_WITHIN16 : 0;
84
85
/* Add a memory barrier implied by RL (mandatory) and AQ (optional) */