Official QOSAMI-QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are disabled. Please only use release tarballs from the QEMU website.
master
target/arm: GICv5 cpuif: Implement the GIC CDPRI instruction
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Implement gicv5_set_priority()
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Cache LPI IST config in a struct
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Implement IRS_IST_{BASER, STATUSR, CFGR}
Peter Maydell committed 6 months ago
target/arm: Set up pointer to GICv5 in each CPU
Peter Maydell committed 6 months ago
target/arm: GICv5 cpuif: Initial skeleton and GSB barrier insns
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Add defines for GICv5 architected PPIs
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Implement gicv5_class_name()
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Add link property for MemoryRegion for DMA
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Implement IRS ID regs
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Define macros for config frame registers
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Create inbound GPIO lines for SPIs
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Create and validate QOM properties
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Add migration blocker
Peter Maydell committed 6 months ago
hw/intc/arm_gicv5: Implement skeleton code for IRS register frames
Peter Maydell committed 6 months ago
hw/arm/Kconfig: select ARM_GICV5 for ARM_VIRT board
Peter Maydell committed 6 months ago
hw/intc: Skeleton of GICv5 IRS classes
Peter Maydell committed 6 months ago
hw/core: Permit devices to define an array of link properties
Peter Maydell committed 6 months ago
qom/object: Add object_resolve_and_typecheck()
Peter Maydell committed 6 months ago
bsd-user: Add call to do_bsd_ioctl and add bsd-ioctl.c to the build
Stacey Son committed 5 months ago